> Home Page   > Areas   > Staff   > Publications   > Seminars   > News   >  Dessert-club   > Conference history  > DESSERT 2010 

Areas:
1Normative regulation and expertise analysis of critical software & systems
2System security ensuring techniques
3Software quality and reliability assessment
4Multi-tolerant FPGA-based devices and systems
Basic fields

  • Systematization and development of fault-tolerant PLD (FPGA, CPLD) -based decisions for embedded digital devices and systems.
  • Development of methods of hybrid (on-chip and off-chip) and dynamic reservation, multi-parametrical adaptation to multiple faults.
  • Development of modeling technique and tools for assessment, modeling, simulation and choice of PLD-based fault tolerant structures and systems that work under the impact of the space environment.
  • Experimental and theoretical researches of compilers and utilities for development of controlled diversity decisions for embedded dependable applications and safety-related I&C.
Theoretical and practical results

  • Models and architectures of fault-tolerant FPGA-based systems.
  • Tools and techniques for simulation and assessment of tolerance to multiple cluster faults.
  • Methods of multi-parametrical (threshold-structural, version-structural, space-structural, etc.) adaptation and tolerating design faults.
  • IP-cores supporting dependable decisions.
Application areas

  • IP-cores supporting dependable decisions.
  • NPP I&C systems.
  • Business-critical applications.
5Fault-tolerant and survivable distributed computing systems and networks
6Multi-version software, systems and technologies
7Dependable Web-systems and services
8Dependable systems out of undependable components (general principles)
© 2005-2009 STC-DESSERT. All rights reserved